Analog Layout Engineer

Experience: 3 to 5 Years

Qualification: B.E / B. Tech / M.E / M. Tech

ESSENTIAL DUTIES AND RESPONSIBILITIES:

  1. Candidate should have a strong knowledge on devices and process/fabrication technology.
  2. Should have work experience in 7nm, 10nm, 14nm, 16nm etc
  3. Good understating of Deep Submicron issues and layout techniques.
  4. Expertise on matching, parasitic reduction, ESD, DFM etc.
  5. Proficiency in use of below EDA tools for full custom layout and post-layout verification DRC/LVS/DFM etc.
  6. Cadence Virtuoso Layout editor (L/XL/GXL)
  7. Verification tools: Assura/PVS/Calibre/ Hercules

Preferred Skills:

  • Scripting Knowledge of perl/shell/skill are highly preferred
Job Location: Finland: Oulu India: Bangalore India: Chennai India: Hyderabad India: Noida Malaysia S. Korea: Seoul Singapore Sweden: Stockholm USA: Delaware USA: Texas
Job Category: VLSI (Silicon engineering)

Apply for this position

Allowed Type(s): .pdf, .doc, .docx, .rtf
References: