Discover how we’re driving innovation & adding significant value to businesses worldwide — and meet the people who make it possible.

Gallery

Contacts

4th Floor Mobius Tower SJR I Park, Whitefield, Bangalore, Karnataka 560066

info@smartsocs.com

+91 9606449635

DFx

• 1-3 years of experience in RTL DFT Verification (DFx).

• Good Understanding of JTAG IEEE-1149.1 and IJTAG IEEE P1687 standard.

• Understanding of using ICL and PDL files for verification and knows to create a testbench.

• Experience in JTAG RTL verification within any UVM.

• Able to debug simulation fails effectively utilizing debug tools like Synopsis Verdi.

• Basics of system Verilog, Basics of UVM, and preferably System Verilog assertions • Scripting knowledge of TCL/Perl.

Job Category: VLSI (Silicon engineering)
Job Type: Full Time
Job Location: India: Bangalore

Apply for this position

Allowed Type(s): .pdf, .doc, .docx

Author

SmartSoC

Translate »